Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - FIFO

Search list

[Internet-Network] fifo

Description: Linux网络编程FIFO源码。wfifo.c创建并打开文件，往里写；rfifo.c往外读。-Linux Network Programming source FIFO. wfifo.c to create and open the file, writing inside rfifo.c out of time.
Platform: | Size: 1024 | Author: 古月 | Hits:

[SCM] fifo

Description: 一个同步FIFO，包括testbench，-A synchronous FIFO, including the testbench,
Platform: | Size: 1024 | Author: 张丰 | Hits:

[VHDL-FPGA-Verilog] fifo

Description: 使用Verilog语言编写，把FPGA配置成一个fifo-The use of Verilog language, the FPGA configuration into a fifo
Platform: | Size: 19456 | Author: achesser | Hits:

[Other Embeded program] fifo-ram

Description: 采用Verilog语言描述的FIFO和双端口RAM源代码。-Verilog language used to describe the FIFO and dual-port RAM source code.
Platform: | Size: 1024 | Author: 蒋大为 | Hits:

[Compress-Decompress algrithms] fifo

Description: FIFO电路(first in，first out)，内部藏有１６ｂｉｔ×１６ｗｏｒｄ的Dual port RAM，依次读出已经写入的数据。因为不存在Address输入，所以请自行设计内藏的读写指针。由FIFO电路输出的EF信号(表示RAM内部的数据为空)和FF信号(表示RAM内部的数据为满)来表示RAM内部的状态，并且控制FIFO的输入信号WEN(写使能)和REN(读使能)。以及为了更好得控制FIFO电路，AEF(表示RAM内部的数据即将空)信号也同时输出。-FIFO circuit (first in, first out), internal possession of 16bit × 16word the Dual port RAM, in order to read out has been written into the data. Address because there is no input, so please read and write their own design containing the pointer. By the FIFO circuit output signal of the EF (express the internal data RAM is empty) and the FF signal (that the internal data RAM or above) to express the state of internal RAM and FIFO control of the input signal WEN (Write Enable) and REN ( Reading-enabled). As well as a control in order to better FIFO circuit, AEF (express the internal data RAM is about to air) signal output at the same time.
Platform: | Size: 1024 | Author: 史先生 | Hits:

[OS Develop] fifo

Description: fifo 与 lru 算法的实现 fifo 与 lru 算法的实现-fifo and fifo LRU algorithm with the LRU algorithm
Platform: | Size: 2048 | Author: 朱嘉菲 | Hits:

[USB develop] FX2-Slave-FIFO

Description: 这是基于CY7C68013芯片，工作于slave FIFO模式的数据传输的程序。包括USB固件程序的程序框架和传输功能实现程序。-This is based on the CY7C68013 chip, working in slave FIFO mode data transfer procedure. Including USB firmware framework of the procedure and transfer function realization procedures.
Platform: | Size: 17408 | Author: 张梓剑 | Hits:

[Other] FIFO

Description: 计算机操作系统页面FIFO(先进先出)置换算法。-Computer operating system page FIFO (FIFO) replacement algorithm.
Platform: | Size: 3072 | Author: 刘宇含 | Hits:

[OS program] FIFO算法

Description: 模拟操作系统的FIFO算法----- 功能齐全-Simulation of operating system functions----- FIFO algorithm
Platform: | Size: 218112 | Author: 阳 | Hits:

[SCM] fifo

Description: 同步FIFO( Verilog HDL )-err
Platform: | Size: 3072 | Author: levis | Hits:

[Embeded-SCM Develop] FIFO

Description: 介绍异步FIFO结构的，对搞微电子的有用-Asynchronous FIFO structure introduced on the usefulness of engaging in micro-electronics
Platform: | Size: 545792 | Author: 华 | Hits:

[VHDL-FPGA-Verilog] FIFO

Description: verilog开发的FIFO，经过验证，有完整版本的测试程序，经典之作-Verilog development FIFO, after verification, a complete version of the test procedure, classic
Platform: | Size: 2048 | Author: 屠宁杰 | Hits:

[VHDL-FPGA-Verilog] FIFO

Description: 异步FIFO verilog实现 异步FIFO verilog实现 -Asynchronous FIFO verilog realize realize asynchronous FIFO verilog
Platform: | Size: 4096 | Author: lyjIC | Hits:

[VHDL-FPGA-Verilog] FIFO

Description: VHDL源代码程序，使用VHDL语言编写，一个FIFO的代码实现工程-VHDL source code, the use of VHDL language, a FIFO realize the code works
Platform: | Size: 3072 | Author: 罗兰 | Hits:

[VHDL-FPGA-Verilog] FIFO

Description: FIFO的源代码，对FIFO设计有帮助，有借鉴意义，帮助学习VHDL编程-FIFO of the source code, on the FIFO design help, there is reference to help learn VHDL programming
Platform: | Size: 1024 | Author: 胡清泉 | Hits:

[OS Develop] FIFO

Description: 请求页式存储管理-FIFO的算法，，很好的算法，，值得大家
Platform: | Size: 2048 | Author: 张小川 | Hits:

[OS Develop] FIFO

Description: 先进先出存储器的程序，希望对初学者有所帮助。-FIFO memory of the procedure, and they hope to be helpful to beginners.
Platform: | Size: 1024 | Author: tian | Hits:

[VHDL-FPGA-Verilog] fifo-1117

Description: 这是异步FIFO的VHDL实现代码，已经在FPGA上通过实践证明，运行状态良好-This is the asynchronous FIFO realize the VHDL code, the FPGA has been proved through practice, running in good condition
Platform: | Size: 20480 | Author: 杨宇 | Hits:

[OS Develop] fifo

Description: 操作系统中内存页面的先进先出的替换算法fifo-Operating system memory page replacement algorithm FIFO fifo
Platform: | Size: 3072 | Author: gll | Hits:

[OS Develop] FIFO

Description: 先进先出调度算法JAVA实现，操作系统实验-JAVA realization of FIFO scheduling algorithm, the operating system experiment
Platform: | Size: 1024 | Author: xiaotang | Hits:
« 1 23 4 5 6 7 8 9 10 ... 50 »

CodeBus www.codebus.net