能综合的YCrCb2RGB模块（verilog)_采用3级流水线 can YCrCb2RGB int

Title: 能综合的YCrCb2RGB模块（verilog)_采用3级流水线

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
1.05kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
yufh

Description: can YCrCb2RGB integrated module (Verilog) _ used three lines, they simply do with fractional arithmetic, there is pipelining technology

Downloaders recently: [More information of uploader yufh]

To Search: verilog CRC verilog RGB fpga

[iicmainrd_32] - Use FPGA to come ture the main control o
[digitalPLLdesignsource.Rar] - digital phase-locked loop PLL design sou
[released15Altera'sIPsource.Zip] - Altera FPGA IP core of the source code f
[fifoprocedures.Rar] - using Verilog language in which they sim
[fpgasong] - to Verilog HDL language of a song, draw
[sram_verilog] - tell graphics Acquisition Verilog code i
[src_MSP430_SMS] - MSP430 control the use of Nokia cell pho
[div2] - 32 divider dividend and divisor are 16-b

File list (Check if you may need any files):

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

Games

Plug-in

Trojan

Program registrar

SDK

Other

About site

CodeBus www.codebus.net