SPI_verilogHDL primitive code is based on Verilog

Title: SPI_verilogHDL

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
1.69kb
Update:
2008-10-13
Downloads:
2 Times
Uploaded by:
ywj-10

Description: primitive code is based on Verilog HDL language, and achieving the SPI interface design, FPGA can be used to achieve agreement SPI interface design. MAXII success in the compiler, Modelsim SE with six successful simulation.

Downloaders recently: [More information of uploader ywj-10]

To Search: spi verilog spi fpga verilog spi spi FPGA SPI modelsim VERILOG spi veril MAX II spi hdl code

[risc_cpu] - This is the RISC cpu code which writed b
[CANprotocolcontrollerwithVerilogHDL.Rar] - FPGA-based CAN Bus Controller, VERILOGHD
[cpldachievewithManchesterencoding.Rar] - cpld achieve with Manchester encoding wi
[i2c_slave_model_verilog] - general website have i2c master module o
[SPI_VHDL] - the SPI Serial Kernel (vhdl) can be used
[fftinterface] - Xinhua Cup first prize works: audio sign
[EP2C5Q208] - Cyclone in series as the core EP2C5Q208
[spi] - spi protocol FPGA realize (Verlog).
[SimpleSpi] - SPI interface VHDL code, which has made
[SPI_slave-fpga_arm] - communicateion FPGA and ARM using SPI

File list (Check if you may need any files):

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

Games

Plug-in

Trojan

Program registrar

SDK

Other

About site

CodeBus www.codebus.net