RSSI_contr VerilogHDL. Automatic Gain Control Modu

Title: RSSI_contr

Description: VerilogHDL. Automatic Gain Control Module have some control voltage

Downloaders recently: [More information of uploader godhiker]

To Search: rssi

[asynchronousFIFOmemorycontroldesigns.Rar] - asynchronous FIFO controller design for
[rssource2] - RS (n, k) codec procedures, their slight
[keyboard_ps2_verilog] - keyboard and mouse of the original code,
[wave_gen] - waveform generator, with TESTBENCH. Mult
[cf_interleaver2] - interleaver that interleaver, which cont
[20040108flashbanner] - FlashLite the tools of the procedures, p
[InstallServer] - vc prepared with simple installation pro
[rs-codec-8-4] - encode.v syndrome.v Syndrome generator i
[ADC] - The filtering of speech and the schemati
[software1] - 802.11 simulation analysis RSSI source o

File list (Check if you may need any files):

Main Category