Description: FPGA-based Direct Digital Synthesis Design and Analysis of the code procedures for VHDL code format
- [Interpolater] - interpolation category, Packaging of the
- [SIMPLE_MAPI_DEMO] - is a realization of the procedures for S
- [ddsVHDL] - based on the DDS VHDL design and simulat
- [full_featured] - a graduate design of the FPGA using VHDL
- [FIR_beh] - FIR filter behavioral VHDL source code,
- [DDS_sin] - VHDL DDS Direct Digital Frequency Synthe
- [yjlboxing] - in traditional waveform generator insuff
- [DDS] - DDS Direct Digital Synthesizer, a design
- [DDS] - In FPGA-based lookup table approach (LUT
File list (Check if you may need any files):