Description: verilog gate-level design and simulation of a standard cell library contains 142 basic logic gate unit. VERILOG implementation and can be used to develop or, addition, subtraction, accumulation, and other basic logic unit for accurate logic simulation
To Search:
File list (Check if you may need any files):
IC035os142_udp.v
IC035os142.v
Download