Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop
Title: echo_dj Download
 Description: Verilog echo canceller written procedures, wrote the equivalent of echo canceller chip, not dsp, can be downloaded from the compiled FPGA, absolute originality, writing for a long time.
 Downloaders recently: [More information of uploader 0021004]
 To Search: verilog echo cancel FPGA echo fpga dsp
  • [FPGA-basedembeddedsystemdesign.Rar] - they simply based on the embedded system
  • [dns] - ASP website source code.
  • [LMS11] - own series of the LMS algorithm MATLAB s
  • [pcm_adpcm] - very detailed PCM, ADPCM audio formats,
  • [Verilog-HDL] - the CD-ROM include Verilog-HDL Practice
  • [echo_canceller] - Adaptive filtering in 128ms echo cancell
  • [ante] - Smart antenna adaptive LMS algorithm, th
  • [LMS_FIR] - A hardware implementation method of LMS
  • [echo-canceller] - echo canceller agorithm
  • [fpga1] - Mobile communications repeater digital f
File list (Check if you may need any files):

CodeBus www.codebus.net