Description: A Verilog code of Traffic light controller, using a three-stage state machine description suitable for learning and practice, including the verification code
To Search:
File list (Check if you may need any files):
TrafficLight.v
Traffic_test.v
Download