Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop
Title: 18a Download
 Description: Matched filter design, VERILOG implementation, and better oh
 Downloaders recently: [More information of uploader hlayumi1234]
  • [statemachine11.2] - recommend downloading Verilog state mach
  • [binarization] - two fingerprint images value of a proced
  • [dashiyan] - Software Radio information my large work
  • [3-1] - Automatic selling newspaper machine, a 5
  • [i2c] - Verilog source I2C protocol, including t
  • [Viterbi_decoder] - Viterbi decoder。Verilog
  • [module_dem] - Prepared using verilog signal modulation
  • [CPU] - MIPS like CPU using verilog
  • [fir] - Verilog compiled fir filter, input param
  • [qpsk] - qpsk modulation and demodulation of the
File list (Check if you may need any files):
ht.v
LIB.DLS
U9654108.DLS
ht.scf
ht.acf
ht.fit
ht.hif
ht.mmf
ht.ndb
ht.pin
ht.pof
ht.rpt
ht.snf
    

CodeBus www.codebus.net