Description: Verilog achieved using a FIFO, a document contains several modules, suitable for novice Verilog friends, including test code.
To Search:
File list (Check if you may need any files):
FIFO
....\counter.v
....\fifo.v
....\fifo_mem.v
....\full_empty.v
....\r_pointer.v
....\tb_fifo.v
....\w_pointer.v
Download