Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop
Title: jtd Download
 Description: Use verilog to write cpld-based traffic signal controllers and the source code for reference
 Downloaders recently: [More information of uploader xululu73]
 To Search:
  • [all] - Got excellent academic scholarship third
  • [chap3] - HANNOI-tower study human intelligence, t
File list (Check if you may need any files):
jtd
...\Ccount.bsf
...\Ccount.v
...\cmp_state.ini
...\db
...\..\add_sub_5rh.tdf
...\..\add_sub_ish.tdf
...\..\jtd.asm.qmsg
...\..\jtd.cbx.xml
...\..\jtd.cmp.cdb
...\..\jtd.cmp.hdb
...\..\jtd.cmp.rdb
...\..\jtd.cmp.tdb
...\..\jtd.cmp0.ddb
...\..\jtd.db_info
...\..\jtd.eco.cdb
...\..\jtd.fit.qmsg
...\..\jtd.fnsim.cdb
...\..\jtd.fnsim.hdb
...\..\jtd.hier_info
...\..\jtd.hif
...\..\jtd.map.cdb
...\..\jtd.map.hdb
...\..\jtd.map.qmsg
...\..\jtd.pre_map.cdb
...\..\jtd.pre_map.hdb
...\..\jtd.psp
...\..\jtd.rtlv.hdb
...\..\jtd.rtlv_sg.cdb
...\..\jtd.rtlv_sg_swap.cdb
...\..\jtd.sgdiff.cdb
...\..\jtd.sgdiff.hdb
...\..\jtd.signalprobe.cdb
...\..\jtd.sld_design_entry.sci
...\..\jtd.sld_design_entry_dsc.sci
...\..\jtd.smp_dump.txt
...\..\jtd.syn_hier_info
...\..\jtd.tan.qmsg
...\..\jtd_cmp.qrpt
...\decode.bsf
...\decode.v
...\fenpin.bsf
...\fenpin.v
...\jt.bdf
...\jtd.asm.rpt
...\jtd.bsf
...\jtd.done
...\jtd.fit.eqn
...\jtd.fit.rpt
...\jtd.fit.summary
...\jtd.fld
...\jtd.flow.rpt
...\jtd.map.eqn
...\jtd.map.rpt
...\jtd.map.summary
...\jtd.pin
...\jtd.qpf
...\jtd.qsf
...\jtd.qws
...\jtd.tan.rpt
...\jtd.tan.summary
...\jtd.v
...\Mcount.bsf
...\Mcount.v
    

CodeBus www.codebus.net