pn_generator FPGA realization of pn generator, Ver - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: pn_generator

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
3kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
mcq203

Description: FPGA realization of pn generator, Verilog code, and the other with the simulation test modlesim documents of great value.

Downloaders recently: [More information of uploader mcq203]

To Search: pn generator verilog code pn code generator Verilog Generator VHDL code of PN code fpga testbench pn code with vhdl

[pn_generator] - PN code generator matlab procedures, wri
[Random_Number_generator] - This code is used for creating a system
[pn] - Verilog language used to generate seven
[PN_Generator] - Verilog prepared with the emergence of a
[FPGAcontrolDM9000AuseVerilog] - verilog control program for sending Ethe
[PN_sequence_generation] - PN code Generator PN code Generator PN c
[LFSR] - By implementing a simple linear feedback
[prs8] - Pseudo-random sequence verilog
[interleaver] - the verilog code for the interleave enco
[FPGA] - FPGA-based modem communication systems,

File list (Check if you may need any files):

Source
......\iq_pn_gen.v
......\pn_gen_srl_test.v

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.