Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: counter Download
 Description: Verilog written procedures for counting frequency meter module,
 Downloaders recently: [More information of uploader 171782318]
 To Search:
File list (Check if you may need any files):
counter
.......\cmp_state.ini
.......\counter.asm.rpt
.......\counter.bsf
.......\counter.done
.......\counter.fit.eqn
.......\counter.fit.rpt
.......\counter.fit.summary
.......\counter.flow.rpt
.......\counter.map.eqn
.......\counter.map.rpt
.......\counter.map.summary
.......\counter.pin
.......\counter.pof
.......\counter.qpf
.......\counter.qsf
.......\counter.qws
.......\counter.sim.rpt
.......\counter.tan.rpt
.......\counter.tan.summary
.......\counter.v
.......\counter.vwf
.......\counter10.v
.......\db
.......\..\counter.asm.qmsg
.......\..\counter.cmp.cdb
.......\..\counter.cmp.ddb
.......\..\counter.cmp.hdb
.......\..\counter.cmp.rdb
.......\..\counter.cmp.tdb
.......\..\counter.cmp0.ddb
.......\..\counter.db_info
.......\..\counter.eco.cdb
.......\..\counter.eds_overflow
.......\..\counter.fit.qmsg
.......\..\counter.hier_info
.......\..\counter.hif
.......\..\counter.map.cdb
.......\..\counter.map.hdb
.......\..\counter.map.qmsg
.......\..\counter.pre_map.cdb
.......\..\counter.pre_map.hdb
.......\..\counter.psp
.......\..\counter.rtlv.hdb
.......\..\counter.rtlv_sg.cdb
.......\..\counter.rtlv_sg_swap.cdb
.......\..\counter.sgdiff.cdb
.......\..\counter.sgdiff.hdb
.......\..\counter.sim.hdb
.......\..\counter.sim.qmsg
.......\..\counter.sim.rdb
.......\..\counter.sim.vwf
.......\..\counter.sld_design_entry.sci
.......\..\counter.sld_design_entry_dsc.sci
.......\..\counter.syn_hier_info
.......\..\counter.tan.qmsg
.......\..\counter_cmp.qrpt
.......\..\counter_sim.qrpt
.......\Waveform1.vwf
    

CodeBus www.codebus.net