txxclock VHDL prepared digital clock, in the Q-ii - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Title: txxclock

Category:
VHDL-FPGA-Verilog
Tags:
File Size:
301.63kb
Update:
2008-10-13
Downloads:
1 Times
Uploaded by:
18318684

Description: VHDL prepared digital clock, in the Q-ii under the compiler to achieve regular alarm and alarm settings, time-seconds display

Downloaders recently: [More information of uploader 18318684]

To Search:

[MyClockTest] - This is my test of electronic circuits o
[VerilogHDL_alarmclock] - Using Verilog HDL language, multi-functi
[shuzizhong] - EDA system is based on a 24-hour digital
[VHDLshuzizhong] - Digital Clock document every minute all
[VHDL] - 1, the normal timing functions: that is,
[GPIO] - KEIL environment of the ARM program, bas
[smmobile_SMS_sdk10cn] - mobile sms sdk test code for learning ma
[shuzizhong] - The design of a can be hours, minutes, s
[clock_verilog] - Verilog language implementation of the d

File list (Check if you may need any files):

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.