Description: Variable-length encoding for FPGA HDL coding algorithms, including VHDL and Verilog code. Can be used in JPEG and MPEG compression algorithms.
- [RLEBmp_demo] - vc prepared by the use of compressed gra
- [run_length_coding] - using Verilog prepared for image compres
- [jpeg_vhdl_src] - JPEG hardware design using VHDL design s
- [JPEG_Encode_verilog] - Verilog source code, used for JPEG encod
- [djpeg] - Realize jpeg image decoding capabilities
- [huffman] - The huffman algorithm for FPGA HDL codin
- [iquant] - FPGA used to quantify anti-HDL coding al
- [zigzag] - 脫脙脫脷FPGA渭脛Z 卤 盲 禄炉 脣茫 篓 渭脛HDL 卤 脿脗毛 拢 卢
- [jpeg] - JPEG encoder in Verilog
- [lzw] - Data compression, c language, vc achieve
File list (Check if you may need any files):
Download