Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dds Download
 Description: dds algorithm to achieve fpga set according to different altera, the output of the signal source at different frequencies
 Downloaders recently: [More information of uploader liulei200200]
 To Search: FPGA--DDS-PhaseMeasur vhdl dds dds vhdl dds vh
  • [DDS] - DDS-based digital phase-shifting sinusoi
  • [dds] - FPGA-based dual phase shifter can be arb
  • [FPGA] - FPGA design solution for low-power FPGA
  • [ns2_wireless] - A simulation using the ns2 wireless arti
  • [SimpleCalculator] - Using VC++6.0 development of a simple ca
  • [EP1C3_12_10_PHAS] - FPGA-based phase-shifting of the DDS sig
  • [FPGA-DDC] - FPGA-Based Direct Digital Frequency Synt
  • [DDS] - DDS signal
File list (Check if you may need any files): 
dds
...\db
...\..\altsyncram_2571.tdf
...\..\altsyncram_5b71.tdf
...\..\altsyncram_7571.tdf
...\..\altsyncram_ab71.tdf
...\..\altsyncram_fb71.tdf
...\..\altsyncram_jb71.tdf
...\..\altsyncram_ob71.tdf
...\..\altsyncram_p471.tdf
...\..\altsyncram_u471.tdf
...\..\dds.asm.qmsg
...\..\dds.asm_labs.ddb
...\..\dds.cbx.xml
...\..\dds.cmp.bpm
...\..\dds.cmp.cdb
...\..\dds.cmp.ecobp
...\..\dds.cmp.hdb
...\..\dds.cmp.logdb
...\..\dds.cmp.rdb
...\..\dds.cmp0.ddb
...\..\dds.cmp1.ddb
...\..\dds.cmp_bb.cdb
...\..\dds.cmp_bb.hdb
...\..\dds.cmp_bb.logdb
...\..\dds.cmp_bb.rcf
...\..\dds.dbp
...\..\dds.db_info
...\..\dds.eco.cdb
...\..\dds.eda.qmsg
...\..\dds.eds_overflow
...\..\dds.fit.qmsg
...\..\dds.fnsim.hdb
...\..\dds.fnsim.qmsg
...\..\dds.hier_info
...\..\dds.hif
...\..\dds.map.bpm
...\..\dds.map.cdb
...\..\dds.map.ecobp
...\..\dds.map.hdb
...\..\dds.map.logdb
...\..\dds.map.qmsg
...\..\dds.map_bb.cdb
...\..\dds.map_bb.hdb
...\..\dds.map_bb.logdb
...\..\dds.pre_map.cdb
...\..\dds.pre_map.hdb
...\..\dds.psp
...\..\dds.pss
...\..\dds.rtlv.hdb
...\..\dds.rtlv_sg.cdb
...\..\dds.rtlv_sg_swap.cdb
...\..\dds.sgdiff.cdb
...\..\dds.sgdiff.hdb
...\..\dds.signalprobe.cdb
...\..\dds.sim.hdb
...\..\dds.sim.qmsg
...\..\dds.sim.rdb
...\..\dds.simfam
...\..\dds.sim_ori.vwf
...\..\dds.sld_design_entry.sci
...\..\dds.sld_design_entry_dsc.sci
...\..\dds.sta.qmsg
...\..\dds.sta.rdb
...\..\dds.syn_hier_info
...\..\dds.tan.qmsg
...\..\dds.tis_db_list.ddb
...\..\prev_cmp_dds.asm.qmsg
...\..\prev_cmp_dds.eda.qmsg
...\..\prev_cmp_dds.fit.qmsg
...\..\prev_cmp_dds.map.qmsg
...\..\prev_cmp_dds.qmsg
...\..\prev_cmp_dds.sim.qmsg
...\..\prev_cmp_dds.sta.qmsg
...\..\prev_cmp_dds.tan.qmsg
...\..\wed.wsf
...\dds.asm.rpt
...\dds.done
...\dds.eda.rpt
...\dds.fit.rpt
...\dds.fit.smsg
...\dds.fit.summary
...\dds.flow.rpt
...\dds.map.rpt
...\dds.map.smsg
...\dds.map.summary
...\dds.pin
...\dds.pof
...\dds.qpf
...\dds.qsf
...\dds.qws
...\dds.sim.rpt
...\dds.sof
...\dds.sta.rpt
...\dds.sta.summary
...\dds.tan.rpt
...\dds.tan.summary
...\dds.v
...\dds.v.bak
...\dds.vwf

CodeBus www.codebus.net