spi Three Line interface, using Verilog implementa - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

SCM

Title: spi

Category:
SCM
Tags:
[VHDL] [源码]
File Size:
1kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
guo9322

Description: Three Line spi interface, using Verilog implementation, as a module, can receive parallel data, and then send the serial

Downloaders recently: [More information of uploader guo9322]

To Search: spi VHDL

[SPI_verilogHDL] - primitive code is based on Verilog HDL l
[spi] - A relatively good spi interface realize
[SPIBusVerilog] - SPI serial bus interface Verilog realiza
[SimpleSpi] - SPI interface VHDL code, which has made
[13898372spi] - VHDL realization of spi agreement, it is
[spi] - spi the FPGA-driven development for embe
[Can_simultaneously_data_collection] - Can simultaneously data collection, thro
[strain] - 51 single-chip implementation bridge hea

File list (Check if you may need any files):

spi.v

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.