Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Communication-Mobile Com Port
Title: feng_rs0 Download
 Description: FPGA-based serial communications, PC to the FPGA to send data, FPGA Receive data and return to the PC
 Downloaders recently: [More information of uploader alexanderwang]
  • [FPGAUART] - an FPGA-based serial procedures have pro
  • [UART(FPGA).Rar] - FPGA-based UART serial communication con
  • [DDSPLL] - FPGA-based new DDS PLL clock generator
  • [UART] - Input clock 20M, the baud rate for 9600,
  • [gh_uart_16550_080407] - Commonly used in FPGA development serial
  • [Serial] - FPGA and the PC serial communication pro
  • [sin] - Verilog language used in the FPGA to ach
  • [uart] - FPGA serial modules, FPGA implementation
  • [fft] - FPGA-based 51-core, vhdl, FPGA developme
  • [serial-VHDL-Deign] - This procedure is to verify the function
File list (Check if you may need any files):
feng_rs0
........\db
........\..\altsyncram_06h1.tdf
........\..\altsyncram_cfg1.tdf
........\..\serial.asm.qmsg
........\..\serial.cbx.xml
........\..\serial.cmp.cdb
........\..\serial.cmp.hdb
........\..\serial.cmp.kpt
........\..\serial.cmp.logdb
........\..\serial.cmp.rdb
........\..\serial.cmp.tdb
........\..\serial.cmp0.ddb
........\..\serial.dbp
........\..\serial.db_info
........\..\serial.eco.cdb
........\..\serial.fit.qmsg
........\..\serial.hier_info
........\..\serial.hif
........\..\serial.map.cdb
........\..\serial.map.hdb
........\..\serial.map.logdb
........\..\serial.map.qmsg
........\..\serial.pre_map.cdb
........\..\serial.pre_map.hdb
........\..\serial.psp
........\..\serial.rtlv.hdb
........\..\serial.rtlv_sg.cdb
........\..\serial.rtlv_sg_swap.cdb
........\..\serial.sgdiff.cdb
........\..\serial.sgdiff.hdb
........\..\serial.signalprobe.cdb
........\..\serial.sld_design_entry.sci
........\..\serial.sld_design_entry_dsc.sci
........\..\serial.smp_dump.txt
........\..\serial.syn_hier_info
........\..\serial.tan.qmsg
........\fenpin.vhd
........\ram1.bsf
........\ram1.cmp
........\ram1.vhd
........\ram1_inst.vhd
........\rx.vhd
........\serial.asm.rpt
........\serial.cdf
........\serial.do
........\serial.do.bak
........\serial.done
........\serial.dpf
........\serial.fit.rpt
........\serial.fit.smsg
........\serial.fit.summary
........\serial.flow.rpt
........\serial.map.rpt
........\serial.map.summary
........\serial.pin
........\serial.pof
........\serial.qpf
........\serial.qsf
........\serial.qws
........\serial.sof
........\serial.tan.rpt
........\serial.tan.summary
........\serial.vhd
........\tx.vhd
    

CodeBus www.codebus.net