Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: rs-codec-8-16 Download
 Description: Verilog source code for RS[255,223] encoder and decoder, with testbench included.
 Downloaders recently: [More information of uploader raojp]
  • [ReedSolomon_codec] - C wrote Reed-Solomon code encryption For
  • [rs] - reed-solomon code procedures, matlab
  • [RS] - Rs on the digital TV codec on principle,
  • [RS_Euclid_FPGA] - RS decoding Euclid algorithm and its FPG
  • [RSdecoder] - cpld/fpga RS (204,188) decoder of the Ve
  • [RS_encod_decod] - Since the publication of RS error-correc
  • [verilog] - Verilog jpec coder encoder source code
  • [rscode] - RS encoder in the realization of the fpg
  • [fft] - VERILOG language with the Spectrum Analy
  • [RS-code] - I' ve tested it! RS coding Verilog HD
File list (Check if you may need any files):
berlekamp.v
chien-search.v
data-rom.v
decode.v
encode.v
inverse.v
LGPL
run
syndrome.v
test-bench.v
    

CodeBus www.codebus.net