Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: RS-code Download
 Description: I' ve tested it! RS coding Verilog HDL implementation.
 Downloaders recently: [More information of uploader flykcy]
File list (Check if you may need any files):
RS_5_3_CODEC\cmp_state.ini
............\db\RS_5_3_CODEC-sim.vwf
............\..\RS_5_3_CODEC.asm.qmsg
............\..\RS_5_3_CODEC.cmp.cdb
............\..\RS_5_3_CODEC.cmp.ddb
............\..\RS_5_3_CODEC.cmp.hdb
............\..\RS_5_3_CODEC.cmp.rdb
............\..\RS_5_3_CODEC.cmp.tdb
............\..\RS_5_3_CODEC.csf.qmsg
............\..\RS_5_3_CODEC.db_info
............\..\RS_5_3_CODEC.eda.qmsg
............\..\RS_5_3_CODEC.fit.qmsg
............\..\RS_5_3_CODEC.hif
............\..\RS_5_3_CODEC.map.cdb
............\..\RS_5_3_CODEC.map.hdb
............\..\RS_5_3_CODEC.map.qmsg
............\..\RS_5_3_CODEC.pre_map.hdb
............\..\RS_5_3_CODEC.project.hdb
............\..\RS_5_3_CODEC.rpp.qmsg
............\..\RS_5_3_CODEC.RS_5_3_CODEC.sld_design_entry.sci
............\..\RS_5_3_CODEC.rtlv.hdb
............\..\RS_5_3_CODEC.rtlv_rvd.rvd
............\..\RS_5_3_CODEC.rtlv_sg.cdb
............\..\RS_5_3_CODEC.rtlv_sg_swap.cdb
............\..\RS_5_3_CODEC.sgdiff.cdb
............\..\RS_5_3_CODEC.sgdiff.hdb
............\..\RS_5_3_CODEC.sim.hdb
............\..\RS_5_3_CODEC.sim.qmsg
............\..\RS_5_3_CODEC.sim.rdb
............\..\RS_5_3_CODEC.tan.qmsg
............\..\RS_5_3_CODEC_cmp.qrpt
............\..\RS_5_3_CODEC_hier_info
............\..\RS_5_3_CODEC_sim.qrpt
............\..\RS_5_3_CODEC_syn_hier_info
............\..\_desktop.ini
............\RS_5_3_CODEC.asm.rpt
............\RS_5_3_CODEC.done
............\RS_5_3_CODEC.eda.rpt
............\RS_5_3_CODEC.fit.eqn
............\RS_5_3_CODEC.fit.rpt
............\RS_5_3_CODEC.flow.rpt
............\RS_5_3_CODEC.map.eqn
............\RS_5_3_CODEC.map.rpt
............\RS_5_3_CODEC.pin
............\RS_5_3_CODEC.pof
............\RS_5_3_CODEC.qpf
............\RS_5_3_CODEC.qsf
............\RS_5_3_CODEC.qws
............\RS_5_3_CODEC.sim.rpt
............\RS_5_3_CODEC.sof
............\RS_5_3_CODEC.tan.rpt
............\RS_5_3_CODEC.tan.summary
............\RS_5_3_CODEC.v
............\RS_5_3_CODEC.vwf
............\sim.cfg
............\...ulation\modelsim\RS_5_3_CODEC.vo
............\..........\........\RS_5_3_CODEC_modelsim.xrf
............\..........\........\RS_5_3_CODEC_v.sdo
............\..........\........\_desktop.ini
............\..........\_desktop.ini
............\_desktop.ini
.......测试代码\stimulus1.v
...............\_desktop.ini
...255_223_ENCODER\cmp_state.ini
..................\db\encode-sim.vwf
..................\..\encode.asm.qmsg
..................\..\encode.cmp.cdb
..................\..\encode.cmp.ddb
..................\..\encode.cmp.hdb
..................\..\encode.cmp.rdb
..................\..\encode.cmp.tdb
..................\..\encode.csf.qmsg
..................\..\encode.db_info
..................\..\encode.encode.sld_design_entry.sci
..................\..\encode.fit.qmsg
..................\..\encode.hif
..................\..\encode.map.cdb
..................\..\encode.map.hdb
..................\..\encode.map.qmsg
..................\..\encode.pre_map.hdb
..................\..\encode.project.hdb
..................\..\encode.rtlv.hdb
..................\..\encode.rtlv_sg.cdb
..................\..\encode.rtlv_sg_swap.cdb
..................\..\encode.sgdiff.cdb
..................\..\encode.sgdiff.hdb
..................\..\encode.sim.hdb
..................\..\encode.sim.qmsg
..................\..\encode.sim.rdb
..................\..\encode.tan.qmsg
..................\..\encode_cmp.qrpt
..................\..\encode_hier_info
..................\..\encode_sim.qrpt
..................\..\encode_syn_hier_info
..................\..\_desktop.ini
..................\encode.asm.rpt
..................\encode.done
..................\encode.fit.eqn
..................\encode.fit.rpt
..................\encode.flow.rpt
    

CodeBus www.codebus.net