Description: FIFO cascade, using Verilog Xilinx FIFO18 language to achieve a number of cascade units, increasing the FIFO depth.
- [FIFO] - Asynchronous FIFO verilog realize realiz
- [fifo] - A FIFO design examples, example of simpl
File list (Check if you may need any files):
FIFO64.v
Download