Description: Use verilog as CPU design language to implement the CPU of the five-stage pipeline of single-data channel. There are 32 common registers, one program counter PC, one FLAG register FLAG, one STACK register STACK. Memory addressing granularity is byte. The data store is aligned with a 32-bit character. Using the 32-bit fixed-length instruction format, the Load/Store structure is adopted, and the ALU instruction adopts the three-address format. Support signed and unsigned integer add, subtract, multiply, divide, and support floating-point number add, subtract, multiply and divide four kinds of operation, support and, or, xor, the four kinds of logic operation, support left, logic shift right, logic arithmetic moves to the right, loop moves to the right four shift operations, support the Load/Store operations, support the address/number immediately Load operation, support the unconditional transfer and zero transfer, transfer of non-zero, unsigned & gt; Transfer, unsigned < Transfer, symbol > Transfer, symbol < Transfer of other conditions.
File list (Check if you may need any files):
Download