Description: This procedure using HDL language to achieve a leap year of the judge, in the debug ISE8.21 through more suitable for beginners.
- [digital_clock] - Written by veriolg digital clock experim
- [chansheng] - ASK, PSK, FSK random signal generation p
File list (Check if you may need any files):
Download