E1_DCR 2MHz data clock recovery circuit, including - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Communication-Mobile

Title: E1_DCR

Category:
Communication-Mobile
Tags:
File Size:
2.27kb
Update:
2008-10-13
Downloads:
1 Times
Uploaded by:
liang.chen

Description: 2MHz data clock recovery circuit, including phase detector, divider and filter

Downloaders recently: [More information of uploader liang.chen]

To Search: clock recovery clock data recovery vhdl clock data recovery vhdl VHDL detector cdr E1_DCR clock recovery VHDL divider

[DPLL.Rar] - digital phase-locked loop PLL design sou
[1_061115131201] - figures for 2500 phase-2500 verilog sour
[FPGA_bit_clock_data_recovery] - New FPGA-based data bit sync clock extra
[clkrecoveryDPLL] - Clock recovery for all-digital phase-loc
[Digital_Filter_Design] - 脢媒脳脰脗脣虏篓脝梅脡猫录脝脢渭脌媒 (MatlabVHDL)
[check] - Verilog implementation using the sequenc
[xapp868] - Clock data recovery .........good exampl
[auk_sdsdi] - for FPGA design ,written by Verilog HDL
[CyclonePLL] - Cyclone ™ FPGA with a phase-locked
[tongxin] - This is the frequency and phase detector

File list (Check if you may need any files):

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

About site

Total codes:120M
Total size:1500GB
Today updated:368
Members:1688565
Today members:634
Total members:198568
Downloaded:1200M

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.