Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads Other resource
Title: verilog_UART Download
 Description: This Verilog HDL description implements a UART Version 1.1 : Original Creation 2.1 : added comments
 Downloaders recently: [More information of uploader ouyangkai1234]
 To Search: uart verilog uart verilog uart verilog uart verilog HDl
  • [verilogforuart] - universal asynchronous receiver/transmit
  • [uartvhrilog] - This Verilog HDL description implements
  • [UART] - UART serial procedures, verilog statemen
  • [uart] - An FPGA using Verilog realization of the
  • [uart] - this a Uart source code using Verilog.
  • [CLOCK] - MFC controls the basic application, a si
  • [shopv10] - JSP curriculum design, teacher to do som
  • [uart_dout] - Full-duplex UART port communication prog
  • [uart(Verilog)] - UART asynchronous serial communication p
  • [UART] - Serial experiments, very good, and I sti
File list (Check if you may need any files):

CodeBus www.codebus.net