Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: UART Download
 Description: Serial experiments, very good, and I still have the source code verilog HDLVHDL CPLDEPM1270
 Downloaders recently: [More information of uploader hsixian]
 To Search: epm1270 CPLD UART vhdl code for uart UART vhdl uart
  • [vcpwmcpldcar] - vc++ with VHDL code, cpld accept pc seri
  • [verilog_UART] - This Verilog HDL description implements
  • [UART] - Verilog UART design examples, suitable f
  • [mcu+CPLD] - Embedded engineers necessary reference m
  • [MULT] - Multiplier verilog CPLDEPM1270 source co
  • [traffic] - Simulation of traffic lights verilog CPL
  • [UART.ZIP] - serial port realized by vhdl.It has been
  • [DE2_schematics] - Altera FPGA DE2 the schematic diagram, I
  • [UART_rec] - fpga serial communication program in fpg
  • [example] - altera cpld EMP1270 development board ex
File list (Check if you may need any files): 
UART
....\cmp_state.ini
....\db
....\..\UART.asm.qmsg
....\..\UART.cbx.xml
....\..\UART.cmp.cdb
....\..\UART.cmp.hdb
....\..\UART.cmp.rdb
....\..\UART.cmp.tdb
....\..\UART.cmp0.ddb
....\..\UART.db_info
....\..\UART.eco.cdb
....\..\UART.fit.qmsg
....\..\UART.hier_info
....\..\UART.hif
....\..\UART.map.cdb
....\..\UART.map.hdb
....\..\UART.map.qmsg
....\..\UART.pre_map.cdb
....\..\UART.pre_map.hdb
....\..\UART.psp
....\..\UART.rtlv.hdb
....\..\UART.rtlv_sg.cdb
....\..\UART.rtlv_sg_swap.cdb
....\..\UART.sgdiff.cdb
....\..\UART.sgdiff.hdb
....\..\UART.signalprobe.cdb
....\..\UART.sld_design_entry.sci
....\..\UART.sld_design_entry_dsc.sci
....\..\UART.syn_hier_info
....\..\UART.tan.qmsg
....\UART.asm.rpt
....\UART.done
....\UART.fit.eqn
....\UART.fit.rpt
....\UART.fit.summary
....\UART.flow.rpt
....\UART.map.eqn
....\UART.map.rpt
....\UART.map.summary
....\UART.pin
....\UART.pof
....\UART.qpf
....\UART.qsf
....\UART.qws
....\UART.tan.rpt
....\UART.tan.summary
....\UART.vhd

CodeBus www.codebus.net