Description: Using FPGA to achieve with digital watches stopwatch calendar, verilog code.
- [max2work] - Verilog prepared practical multi-functio
- [cdma] - achieve multiplexing process. Walsh orth
- [FIFO_LRU] - Operating system page replacement algori
- [VHDL_biss] - FPGA communication protocols against BiS
- [verilog] - Verilog design example, a very detailed
- [watch_v1] - Digital stopwatch in the stopwatch with
- [shuzizhong] - The design of a can be hours, minutes, s
- [CDMACh] - its cdma implementation on fPGA
File list (Check if you may need any files):
Download