Description: FPGA on the verilog language programming. Lookup table through direct digital frequency synthesis. In part through the control of the keyboard to choose sine, square, triangle wave, sloping wave, and four arbitrary waveform two superposed and the stack of four waveform; by controlling the frequency control word on the size, in order to control the output waveform frequency, 1 Hz to achieve the fine-tuning; Address transform through waveform phase adjustable 256; DAC0832 so through waveform amplitude adjustable 256; FPGA through internal RAM to the waveform storage intervals; and achieve a 100 per second sweep 9999.
- [FIR_vhdl] - basic FIR filter VHDL source code and te
- [Digital_system_design_example] - digital system design examples. Pdf, VHD
- [DDS_generator] - DDS sawtooth generator : Development Pla
- [DDSControl] - dds-
- [box] - VHDL language using FPGA-based waveform
- [fir] - Filter VHDL VHDL realization of filters
- [FPGA_EEPROM_load] - Large-capacity FPGA serial EEPROM data i
- [dds] - FPGA realization of the use of DDS, sine
- [dds] - the description of ad9852
- [3] - FPGA-based arbitrary signal generator, a
File list (Check if you may need any files):
Download