FPGA with the realization of PC-serial communication functions to send and receive data.

Uartmodule
..........\stdout.log
..........\tp.v
..........\uart_module.cr.mti
..........\uart_module.mpf
..........\Uart_rx.v
..........\Uart_test.v
..........\Uart_test.v.bak
..........\uart_top.v
..........\uart_top.v.bak
..........\Uart_tx.v
..........\vish_stacktrace.vstf
..........\vsim.wlf
..........\work
..........\....\@uart_test
..........\....\..........\verilog.asm
..........\....\..........\_primary.dat
..........\....\..........\_primary.vhd
..........\....\uart
..........\....\....\verilog.asm
..........\....\....\_primary.dat
..........\....\....\_primary.vhd
..........\....\uart_rx
..........\....\.......\verilog.asm
..........\....\.......\_primary.dat
..........\....\.......\_primary.vhd
..........\....\uart_tx
..........\....\.......\verilog.asm
..........\....\.......\_primary.dat
..........\....\.......\_primary.vhd
..........\....\_info

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．