VHDL-FPGA-Verilog List Page 803

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .98 .99 .00 .01 .02 803.04 .05 .06 .07 .08 ... 4310 »

Quartus_FPGA_detect Downloaded：0: this a simple VHDL code on quartus that can detect a sequence of binary input, this files contain an DE2 pins assignements
Date : 2025-07-21 Size : 309kb User : takachy
eda Downloaded：0: Using verilog hardware description language organ works, play 21 notes for manual, automatic built-in music player, analog display buttons on the monitor and other functions.
Date : 2025-07-21 Size : 1.21mb User : 好机会
dpll Downloaded：1: verilog based digital phase lock loop design, including phase detector,mode K counter, increment/decrement counter and frequency divider
Date : 2025-07-21 Size : 6kb User : chi zhang
EDA-clockr Downloaded：0: The EDA technology digital clock, alarm clock with timer function.
Date : 2025-07-21 Size : 340kb User : 凌寒
08_motor Downloaded：0: motor interfacing with fpga
Date : 2025-07-21 Size : 313kb User : uzair
7segment Downloaded：0: DE2 performed using digital control and LED light control procedures
Date : 2025-07-21 Size : 268kb User : lizhensong
32bitvhdl Downloaded：0: Hardware description language implemented by the adder 32 of the multiplier
Date : 2025-07-21 Size : 1kb User : gengzhans
LDPC_FPGA Downloaded：0: the code of LDPC implementation by FPGA
Date : 2025-07-21 Size : 15kb User : 刘苍
BPSK Downloaded：0: BPSK modulation compiler environment under quartues ii M-sequence code
Date : 2025-07-21 Size : 5.67mb User : lhd
xinhaofashengqi Downloaded：0: Signal generator, can produce a variety of signals, the frequency can be freely controlled phase
Date : 2025-07-21 Size : 4.72mb User : zhongjian
mod_demod Downloaded：0: realize 4FSK modulation
Date : 2025-07-21 Size : 417kb User : 华惟哲
FPGA-chaoshengbo- Downloaded：0: fpga verilog source of ultrasonic testing, the test is available, it can be used as a reference
Date : 2025-07-21 Size : 417kb User : 徐松

« 1 2 ... .98 .99 .00 .01 .02 803.04 .05 .06 .07 .08 ... 4310 »

Search in result