VHDL-FPGA-Verilog List Page 722

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .17 .18 .19 .20 .21 722.23 .24 .25 .26 .27 ... 4310 »

sdram_driver_v2 Downloaded：0: The FPGA SDRAM DRIVER program, have been measured in the DE2 development board, the available.
Date : 2025-06-29 Size : 1kb User : 张平安
WM8731_config Downloaded：0: FPGA speech recognition chip WM8731, have been measured in DE2 board, available.
Date : 2025-06-29 Size : 2kb User : 张平安
PLL_50M_100M_24M Downloaded：0: PLL have been measured in DE2 board, available
Date : 2025-06-29 Size : 3kb User : 张平安
sin_generate Downloaded：0: Sine function generator file, FPGA test, available.
Date : 2025-06-29 Size : 2.48mb User : 张平安
Electronic-organ Downloaded：0: Electronic organ based on FPGA, with source files. The measured
Date : 2025-06-29 Size : 1006kb User : 张平安
encrypt_8_tea_complete Downloaded：0: This complete project for 8-bit TEA algorithm. Actually, at least 32-bit for TEA and you can change number of bits. This folder consists of five vhdl files. one top level entity named encrypt_8 and the remaining four are
Date : 2025-06-29 Size : 4kb User : Mar Mar
decrypt_8 Downloaded：0: This file is top level entity of decrypt_8 project. This project is 8_bit decryption for TEA algorithm. You can change number of bits (at least 32 bit for TEA). This project is only for one round. You should use input as
Date : 2025-06-29 Size : 1kb User : Mar Mar
low_level_decrypt_8 Downloaded：0: This folder consists of five vhdl files. These are low level entities of top level entity named decrypt_8 project.
Date : 2025-06-29 Size : 2kb User : Mar Mar
PCIe_Lab(ALTERA-V5PCIe) Downloaded：0: Qsys system: the Cyclone IV GX Transceiver Starter Kit, designed with embedded transceivers Gen1 × 1 hard IP PCI Express IP compiler.
Date : 2025-06-29 Size : 6.32mb User : 微笑
sdram_ov7670_vga Downloaded：0: OV7670 camera based on FPGA acquisition projects through VGA display output.
Date : 2025-06-29 Size : 3.67mb User : 微笑
SPI_slave-SPI-control-ADS8364 Downloaded：0: FPGA control ADS8364 acquisition, upload the data collected through the SPI port, SPI do slave slave.
Date : 2025-06-29 Size : 73kb User : 瞿盛
grey-code--FIFO-IP-core Downloaded：0: Gray code based on FIFO IP core, debugging can be used for communication queue transmission interface.
Date : 2025-06-29 Size : 37kb User : 瞿盛

« 1 2 ... .17 .18 .19 .20 .21 722.23 .24 .25 .26 .27 ... 4310 »

Search in result