VHDL-FPGA-Verilog List Page 470

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .65 .66 .67 .68 .69 470.71 .72 .73 .74 .75 ... 4310 »

ddr2_controller Downloaded：0: A controller for DDR2 on FPGA with vhdl, content testbench, model and textfile-generation/data-detection using python.
Date : 2025-06-18 Size : 90kb User : inru
scope-firmware Downloaded：0: Open-source Spartan-6 compatible project that implements a USB digital scope firmware by alown, including tests.
Date : 2025-06-18 Size : 314kb User : inru
debouncer_vhdl Downloaded：0: RTL and testbench implementations for a switch debouncer with support for multiple switches, written in VHDL.
Date : 2025-06-18 Size : 69kb User : inru
wu4g Downloaded：0: Wake up network layer for a Hardware based radio project, written in VHDL.
Date : 2025-06-18 Size : 213kb User : inru
USRP-PID-Controller-clean Downloaded：0: PID feedback controller project for USRP1 boards (FPGA with a convenient analog front manufactured by ettus research). Implements a bitstream as well as python-based user interface.
Date : 2025-06-18 Size : 993kb User : inru
tmds_decoder Downloaded：0: Tryout HDMI decoder for Xilinx-based boards, using SERDES logic. Different implementations.
Date : 2025-06-18 Size : 49kb User : inru
s6iserdes-master Downloaded：0: ISERDES implementation and example code for Xilinx-based boards, e.g. Spartan 6.
Date : 2025-06-18 Size : 52kb User : inru
FangDou Downloaded：0: Verilog language used mechanical buttons stabilization program, use ISE10.0 version.
Date : 2025-06-18 Size : 62kb User : zhangbiao
FangDou_reg Downloaded：0: Verilog language using mechanical keys stabilization program, the method of using a shift register eliminate shaking.
Date : 2025-06-18 Size : 254kb User : zhangbiao
mileage Downloaded：0: I use the FPGA to achieve。 It is used to calculate the distance, can be used in the taxi meter, to achieve the mileage of the count。
Date : 2025-06-18 Size : 2.71mb User : 宋冀生
time Downloaded：0: I use the FPGA to achieve, for the calculation of time, can be used in a taxi meter, to achieve the time count.
Date : 2025-06-18 Size : 274kb User : 宋冀生
Divider_Verilog_ISE Downloaded：0: Using Verilog language division procedures, including odd division, even dividing and many other routines.
Date : 2025-06-18 Size : 325kb User : zhangbiao

« 1 2 ... .65 .66 .67 .68 .69 470.71 .72 .73 .74 .75 ... 4310 »

Search in result