VHDL-FPGA-Verilog List Page 342

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .37 .38 .39 .40 .41 342.43 .44 .45 .46 .47 ... 4310 »

keyscanverilog Downloaded：0: Key debounce program by FPGA. Verification by
Date : 2025-06-08 Size : 207kb User : 啦啦啦啦
fifo_rs232 Downloaded：0: TripAdvisor RS232 FIFO implementation for receiving data and cache
Date : 2025-06-08 Size : 1kb User : xiewh
lcd12864 Downloaded：0: LCD12864 driver code, pro-test available
Date : 2025-06-08 Size : 2kb User : xiewh
spi_ip Downloaded：0: SPI bus IP core, can achieve half-duplex communication spi
Date : 2025-06-08 Size : 1kb User : xiewh
rs232 Downloaded：0: RS232 bus protocol ip, PC communication can be achieved
Date : 2025-06-08 Size : 1kb User : xiewh
3DES Downloaded：0: Verilog编写，实现3DES加密过程。硬件实现
Date : 2016-08-31 Size : 10.91kb User : 13739095930@163.com
Vhdl_testbench Downloaded：0: Write tutorials, as well as English ppt Source of engineering vhdl testbench
Date : 2025-06-08 Size : 11.68mb User : 吴欢欢
QAM_FPGA Downloaded：0: QAM modulator,the implementation based on FPGA,include MUL、FIRCOS and QAM generate
Date : 2025-06-08 Size : 3.73mb User : 许玉淇
uart Downloaded：0: Realizing serial uart interface, which can support a variety of communication speed, modlesim simulation
Date : 2025-06-08 Size : 42kb User : 许玉淇
7-BCD Downloaded：0: 7-segment control interface program and the initial frequency of 50MHZ clock divider program
Date : 2025-06-08 Size : 1kb User : 李康康
h_adder Downloaded：0: Based on two half-adder and an exclusive-or gate full adder (profile picture shows a half adder waveform timing simulation diagram)
Date : 2025-06-08 Size : 61kb User : 李康康
IIR Downloaded：0: according nios ii
Date : 2025-06-08 Size : 26.81mb User : jiangxin

« 1 2 ... .37 .38 .39 .40 .41 342.43 .44 .45 .46 .47 ... 4310 »

Search in result