VHDL-FPGA-Verilog List Page 2388

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .83 .84 .85 .86 .87 2388.89 .90 .91 .92 .93 ... 4310 »

keilc-shiyan3 Downloaded：0: One experimental program at the machine, data statistics and sort familiar to microcontroller instruction experiment to understand the basic method of 1 programming, sorting using bubble sort algorithm
Date : 2025-11-23 Size : 8kb User : lipxiong
FileRecv Downloaded：0: English is used in a document is automatically converted to Chinese characters and
Date : 2025-11-23 Size : 4kb User : hu
filing Downloaded：0: code which reads an text file containing pixels of an image and then uses it
Date : 2025-11-23 Size : 25kb User : mabdulahad
RED--PCI-5.0 Downloaded：1: PCI9054 interface chip used as a through FPGA implementation PCI9054, SDRAM, and the connection between AD, the program is prepared for this purpose.
Date : 2025-11-23 Size : 3.23mb User : 黄宸懿
sdram-controller Downloaded：0: Used in general sdram controller on FPGA module for the interface in the FPGA to achieve sdram
Date : 2025-11-23 Size : 2.35mb User : 黄宸懿
FSMDesigner4-4.2.tar Downloaded：0: Finite State Machine Designer
Date : 2025-11-23 Size : 1.94mb User : Richard Klein
q Downloaded：0: The Technique of The Connection between The TLC5510 8-bit High-Speed
Date : 2025-11-23 Size : 1kb User : yangguanglei
SEG Downloaded：0: 7 decoder CPLD Jilin University internship program through short-term four DIP switch coded, so that hardware will be encoded into the corresponding seven-segment code, and sent to seven segment LED to display code, whic
Date : 2025-11-23 Size : 99kb User : 吴琦轩
BCD Downloaded：0: Compilation and distribution of the pin, the use of EDA6000 start circuit, using two four DIP switches to achieve two BCD code input, through the digital display of the results showed that the circuit design results in l
Date : 2025-11-23 Size : 158kb User : 吴琦轩
count Downloaded：0: Chittagong short term internship program CPLD reversible binary counter 10, with an addition and subtraction DIP switch control: when the input is 0 plus count, when the input is 1 when counting down DIP switch with a cl
Date : 2025-11-23 Size : 136kb User : 吴琦轩
key Downloaded：0: Chittagong short term internship program CPLD reasonable use of state machine to complete the work of the keys to the shaking, the use of hardware circuits EP1C240C8 build up the idea in accordance with the designer need
Date : 2025-11-23 Size : 64kb User : 吴琦轩
qiangdaqi Downloaded：0: Chittagong short term internship program CPLD design a 4-way Responder, Responder to start when you press the answer in, set the four keys as the answer in 4-way switch, 4 LED display as a Responder, if answer in success
Date : 2025-11-23 Size : 184kb User : 吴琦轩

« 1 2 ... .83 .84 .85 .86 .87 2388.89 .90 .91 .92 .93 ... 4310 »

Search in result