VHDL-FPGA-Verilog List Page 2384

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .79 .80 .81 .82 .83 2384.85 .86 .87 .88 .89 ... 4310 »

VHDL-Tutorial-Notes Downloaded：0: vhdl tutorial notes for beginners --- good starter note for entry level
Date : 2025-11-23 Size : 121kb User : supastrikas
CPLDFPGAprog Downloaded：0: vdhl programming notes for cpld and fpga
Date : 2025-11-23 Size : 515kb User : supastrikas
Canmore_V0_Debug Downloaded：0: Powerpcb fomat Intel CE3100 pcb file more pls contact logicgrass . you can open it by pads2007
Date : 2025-11-23 Size : 29kb User : 郭福珍
74LS-74HC Downloaded：0: Used 74 series, 74LS, 74HC series logic gate
Date : 2025-11-23 Size : 22.76mb User : cangmang
hanming Downloaded：0: M sequence generated as the input signal, can be achieved (7,4) hamming code encoding and decoding functions. There are also additional noise modules. Working environments in the QuartusII
Date : 2025-11-23 Size : 400kb User : 张婕
FSK-modulation-program Downloaded：0: FSK modulation and demodulation vhdl program
Date : 2025-11-23 Size : 51kb User : 乔国龙
VHDL Downloaded：0: vhdl program
Date : 2025-11-23 Size : 602kb User : 夏春天
ICTCLAS50_Windows_32_C Downloaded：0: Chinese word python \ python Chinese word \ CDict.py
Date : 2025-11-23 Size : 8.66mb User : 游钊
traffic-control Downloaded：0: Only four traffic lights to design a traffic signal controller: from a main road and- bar branch roads merged into the crossroads, the entrance of each set of red, green, yellow, turn left to allow four lights, red light
Date : 2025-11-23 Size : 15kb User : 小石头
HDL-DE-KE-ZHONGHE-JIANJIE Downloaded：0: Analysis: norm 􀁺 design: state diagram, truth table, write the code. 􀁺 Authentication: proof of the correctness of the circuit. Simulation and formal verification. 􀁺 General: High level to low-lev
Date : 2025-11-23 Size : 196kb User : zhujizhen
Introduction-to-Verilog Downloaded：0: Introduced in 1984 by Gateway Design Automation n 1989 Cadence purchased Gateway (Verilog-XL simulator) n 1990 Cadence released Verilog to the public n Open Verilog International (OVI) was formed to control the language
Date : 2025-11-23 Size : 187kb User : zhujizhen
cordic4_2 Downloaded：0: CORDIC algorithm implementation phase model HDL source code, Verilog HDL writing, 10 iterations, the simulation is verified.
Date : 2025-11-23 Size : 2kb User : 朱利华

« 1 2 ... .79 .80 .81 .82 .83 2384.85 .86 .87 .88 .89 ... 4310 »

Search in result