VHDL-FPGA-Verilog List Page 2265

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .60 .61 .62 .63 .64 2265.66 .67 .68 .69 .70 ... 4310 »

mem_test Downloaded：0: ROM memory of the Verilog test program, we want to help!
Date : 2025-11-24 Size : 400kb User : sun pei
KeyeLiminateDithering Downloaded：0: Key debounce Verilog program, we want to help!
Date : 2025-11-24 Size : 413kb User : sun pei
ADD Downloaded：0: FPGA-based IP core comes with the establishment of the adder, we want to help!
Date : 2025-11-24 Size : 659kb User : sun pei
Calculator Downloaded：0: Verilog-based development of the calculator, we want to help!
Date : 2025-11-24 Size : 1.88mb User : sun pei
6910 Downloaded：0: Communication theory of curriculum design on hdb3 vhdl eda use of language to write to achieve
Date : 2025-11-24 Size : 71kb User : 姚杰
traffic Downloaded：0: Implementation of traffic lights with VHDL, red, green and yellow were the main road 40S20S5S, red, green and yellow secondary roads were 20S5S, using state transition
Date : 2025-11-24 Size : 581kb User : 董亮
encoder Downloaded：0: 802.11a convolutional code to achieve, using the formula 133 and 177, you can use standard viterbi decoding
Date : 2025-11-24 Size : 1kb User : Team
inverse_mapper Downloaded：0: De-interleaving and modulation to resources mapped to the constellation diagram for 802.11a
Date : 2025-11-24 Size : 3kb User : Team
mapper Downloaded：0: Interleaver, and mapped to the 64-point FFT on the sub-carrier
Date : 2025-11-24 Size : 4kb User : Team
simple_socket Downloaded：0: Altera devices are designed for Ethernet-driven, easy to use than the official speed at about 20Mbps
Date : 2025-11-24 Size : 500kb User : Team
FFT Downloaded：0: embed the M3 s FPGA for FFT
Date : 2025-11-24 Size : 1.99mb User : guo
hdl Downloaded：0: Use the FPGA to complete the brushless DC motor control source code
Date : 2025-11-24 Size : 22kb User : guo

« 1 2 ... .60 .61 .62 .63 .64 2265.66 .67 .68 .69 .70 ... 4310 »

Search in result