VHDL-FPGA-Verilog List Page 1812

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .07 .08 .09 .10 .11 1812.13 .14 .15 .16 .17 ... 4310 »

Vies-to-answer-first-8-is Downloaded：0: This a vies to answer first the program for 8 VHDL design paper, through computer eda detection through
Date : 2025-09-17 Size : 190kb User : 王洪建
shiyan Downloaded：0: OFDM channel equalization techniques in the study of how to eliminate noise and to remove the phase offset has an important role in
Date : 2025-09-17 Size : 1.3mb User : 闫城
AssignmentP7 Downloaded：0: 1. Design a VHDL model for a 4-bit up-and-down synchronous binary counter with carry and borrow signs using FSM. Verification of this design is especially appreciated.
Date : 2025-09-17 Size : 201kb User : 魏攸
AssignmentP6 Downloaded：0: 1. For the VHDL model given below (Code List One), compare the FIFOs implementations on CPLD and FPGA. (1) Synthesize and verify (simulate) the VHDL design of the FIFOs (2) For CPLD implementation (fit) of the FIFOs, how
Date : 2025-09-17 Size : 113kb User : 魏攸
AssignmentP4 Downloaded：0: Assignment 4: 1. Analyze and simulate the following code lists (code1 and code 2) with the same input signals shown below by presenting POW and OL. If the data type of “a, b, c, d, u, v, w, x, y, z” is declared as std_lo
Date : 2025-09-17 Size : 168kb User : 魏攸
AssignmentP3 Downloaded：0: Assignment 3 Construct VHDL models for 74-139 dual 2-to-4-line decoders using three description styles, i.e., behavioral, dataflow and structural descriptions. (1) Synthesize and (2) simulate these models respectively in
Date : 2025-09-17 Size : 138kb User : 魏攸
assignmentP2 Downloaded：0: 1. Access the relevant reference books or technical data books and give accurate definitions for the following timing parameters: (1) propagation time tPD, (2) transition time tTD, (3) setup time tSU, (4) hold time tHD,
Date : 2025-09-17 Size : 168kb User : 魏攸
real_module Downloaded：0: Ping-pong on the incoming data operations, such as 0-63, the results are 31-0,63-32. Come in and out of the same clock, and are pipelined, the structure of dual-port RAM.
Date : 2025-09-17 Size : 1.83mb User : 王海生
ds18b20caiji Downloaded：0: VHDL DS18B20 acquisition and display program
Date : 2025-09-17 Size : 5kb User : 戴超
shumaguanVHDL Downloaded：0: VHDL digital tube display program, after the experiment board debugging Wuhan
Date : 2025-09-17 Size : 4kb User : 戴超
cic5 Downloaded：0: the code of 5-CIC
Date : 2025-09-17 Size : 1kb User : 陈建敏
comp_sheji1 Downloaded：0: THE code of CIC compensation filter.
Date : 2025-09-17 Size : 1kb User : 陈建敏

« 1 2 ... .07 .08 .09 .10 .11 1812.13 .14 .15 .16 .17 ... 4310 »

Search in result