Description: DPLL phase detector by the addition and subtraction counter modulus K synchronous pulse addition and subtraction circuit detection circuit establishing mode N divider constituted. The entire system of the center frequenc
Platform: |
Size: 1024 |
Author: |
Hits: