- Category:
- Other systems
- Tags:
-
- File Size:
- 3kb
- Update:
- 2017-12-13
- Downloads:
- 0 Times
- Uploaded by:
- 王淞
Description: Design a 9 person voting device in the Verilog HDL language,
To Search:
File list (Check if you may need any files):
| Filename | Size | Date |
|---|
| 新建文件夹
|
| 新建文件夹\九人表决电路(2).txt | 280 | 2017-12-13
|
| 新建文件夹\新建文档.txt | 280 | 2017-12-13
|
| 新建文件夹\module voter9(p(1).doc | 14848 | 2017-12-13 |
Download