Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dds Download
 Description: verilog hardware language DDS, using the simulation test ise11.1 and modelsim se6.5
 Downloaders recently: [More information of uploader 99linzi]
 To Search: DDS veril FPGA VHDL DDS ISE DDS dds verilog Verilog dds DDS ISE
  • [ddssinegeneratorcode.Rar] - described dds direct digital frequency s
  • [uart-verilog-vhdl] - with vhdl and verilog prepared by the se
  • [FPGA--DDS-PhaseMeasure] - Verilog realize the DDS sine wave signal
  • [Verilog] - DDS, FPGA generated using Verilog langua
  • [dds] - ewfreytrgrwf reggwrter rgterthhrgdfs rgd
  • [DDS] - Our group for a month to do a total of D
  • [DDS] - Dds of Verilog-based design, has been te
  • [DDS_VERILOG] - verilog dds
  • [dds] - Under the DDS in quartus design, Verilog
File list (Check if you may need any files): 
dds\.lso
...\cos_coe.coe
...\dds.cmd_log
...\dds.gise
...\dds.ise
...\dds.lso
...\dds.ngc
...\dds.ngr
...\dds.ntrc_log
...\dds.prj
...\dds.stx
...\dds.syr
...\dds.v
...\dds.xise
...\dds.xst
...\dds_summary.html
...\....xdb\cst.xbcd
...\.......\tmp\ise\version
...\.......\...\...\__OBJSTORE__\HierarchicalDesign\HDProject\HDProject
...\.......\...\...\............\..................\.........\HDProject_StrTbl
...\.......\...\...\............\..................\__stored_object_table__
...\.......\...\...\............\PnAutoRun\Scripts\RunOnce_tcl
...\.......\...\...\............\.........\.......\RunOnce_tcl_StrTbl
...\.......\...\...\............\.rojectNavigator\dpm_project_main\dpm_project_main
...\.......\...\...\............\................\................\dpm_project_main_StrTbl
...\.......\...\...\............\xreport\Gc_RvReportViewer-Current-Module
...\.......\...\...\............\.......\Gc_RvReportViewer-Current-Module_StrTbl
...\.......\...\...\............\.......\Gc_RvReportViewer-Module-Data-dds
...\.......\...\...\............\.......\Gc_RvReportViewer-Module-Data-dds_StrTbl
...\.......\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default
...\.......\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default_StrTbl
...\.......\...\...\..REGISTRY__\Autonym\regkeys
...\.......\...\...\............\bitgen\regkeys
...\.......\...\...\............\...init\regkeys
...\.......\...\...\............\common\regkeys
...\.......\...\...\............\.pldfit\regkeys
...\.......\...\...\............\dumpngdio\regkeys
...\.......\...\...\............\fuse\regkeys
...\.......\...\...\............\HierarchicalDesign\HDProject\regkeys
...\.......\...\...\............\..................\regkeys
...\.......\...\...\............\hprep6\regkeys
...\.......\...\...\............\idem\regkeys
...\.......\...\...\............\libgen\regkeys
...\.......\...\...\............\map\regkeys
...\.......\...\...\............\netgen\regkeys
...\.......\...\...\............\.gc2edif\regkeys
...\.......\...\...\............\...build\regkeys
...\.......\...\...\............\..dbuild\regkeys
...\.......\...\...\............\par\regkeys
...\.......\...\...\............\.latgen\regkeys
...\.......\...\...\............\ProjectNavigator\regkeys
...\.......\...\...\............\................11\regkeys
...\.......\...\...\............\................Gui\regkeys
...\.......\...\...\............\runner\regkeys
...\.......\...\...\............\simgen\regkeys
...\.......\...\...\............\taengine\regkeys
...\.......\...\...\............\.rce\regkeys
...\.......\...\...\............\.sim\regkeys
...\.......\...\...\............\vhpcomp\regkeys
...\.......\...\...\............\.logcomp\regkeys
...\.......\...\...\............\xpwr\regkeys
...\.......\...\...\............\.report\regkeys
...\.......\...\...\............\XSLTProcess\regkeys
...\.......\...\...\............\xst\regkeys
...\.......\...\...\............\_ProjRepoInternal_\regkeys
...\.......\...\ise.lock
...\dds_xst.xrpt
...\ipcore_dir\blk_mem_gen_ds512.pdf
...\..........\rom_cose.asy
...\..........\rom_cose.gise
...\..........\rom_cose.ise
...\..........\rom_cose.mif
...\..........\rom_cose.ncf
...\..........\rom_cose.ngc
...\..........\rom_cose.sym
...\..........\rom_cose.v
...\..........\rom_cose.veo
...\..........\rom_cose.vhd
...\..........\rom_cose.vho
...\..........\rom_cose.xco
...\..........\rom_cose.xise
...\..........\rom_cose_flist.txt
...\..........\rom_cose_readme.txt
...\..........\.........xdb\tmp\ise\version
...\..........\............\...\...\__OBJSTORE__\HierarchicalDesign\HDProject\HDProject
...\..........\............\...\...\............\..................\.........\HDProject_StrTbl
...\..........\............\...\...\............\..................\__stored_object_table__
...\..........\............\...\...\............\PnAutoRun\Scripts\RunOnce_tcl
...\..........\............\...\...\............\.........\.......\RunOnce_tcl_StrTbl
...\..........\............\...\...\............\.rojectNavigator\dpm_project_main\dpm_project_m

CodeBus www.codebus.net