Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads Other resource
Title: FPGA--DDS-PhaseMeasure Download
 Description: Verilog realize the DDS sine wave signal generator and frequency measurement module test phase, DDS module can generate both frequency and phase difference can be preset to adjust the value of sine wave, frequency range of 20Hz-5MHz, phase range of 0 °-359 ° , measurement data and transmit them to the single-chip pin, single-chip microcomputer to calculate and display.
 Downloaders recently: [More information of uploader christ-008]
 To Search: DDS FPGA DDS FPGA DDS FPGA verilog dds verilog verilog DDS fpga verilog dds verilog dds fpga verilog
  • [mod_demod] - Three types of analog modulation and dem
  • [SPI_verilogHDL] - primitive code is based on Verilog HDL l
  • [FPGAALL] - FPGA development of technical informatio
  • [mease_xiangwei] - Low-frequency digital phase measurement
  • [eda] - Application of FPGA, a sinusoidal signal
  • [906] - DSP/BIOS application examples, which com
  • [signal] - written in verilog serial control signal
  • [DDS_VERILOG] - verilog dds
  • [DDS__FPGA] - The DDS signal generator based on FPGA d
  • [dds] - verilog hardware language DDS, using the
File list (Check if you may need any files):

CodeBus www.codebus.net