Description: Tcode is in VERILOG HDL (Hardware description language)
code is of UART (universal asynchronous receiver&transmitter) receiver . its objective is to accept serial data from port of computer and allow it to come in a FPGA
- [uart] - An FPGA using Verilog realization of the
File list (Check if you may need any files):
uart_rx.v