Description: PCI timing analysis from the start, focusing on general-purpose PCI state machine design, described by VHDL language to achieve the PIC communications state machine software design as well as MaxPlusII verification procedures and methods. Designed using this method can support the PCI interface of conventional transmission, but also support the PCI burst transfers.
To Search:
File list (Check if you may need any files):
PCI_VHDL.doc
Download