Description: Example3 add/subtract counter implementation of this routine is a plus/minus 8 binary counter. These include the clock input enable signal, addition and subtraction control signals, reset signals, three inputs and a carry bit.
To Search:
- [binarycount] - Asynchronous reset, synchronous purchase
File list (Check if you may need any files):
example3
........\counter.asm.rpt
........\counter.cdf
........\counter.done
........\counter.dpf
........\counter.fit.rpt
........\counter.fit.smsg
........\counter.fit.summary
........\counter.flow.rpt
........\counter.map.rpt
........\counter.map.summary
........\counter.pin
........\counter.pof
........\counter.qpf
........\counter.qsf
........\counter.qws
........\counter.tan.rpt
........\counter.tan.summary
........\counter.vhd
........\db
........\实验说明.txt
Download