Description: The OP07 has very low input offset voltage (75 μV max for
OP07E) which is obtained by trimming at the wafer stage. These
low offset voltages generally eliminate any need for external nulling.
The OP07 also features low input bias current (±4 nA for
OP07E) and high open-loop gain
File list (Check if you may need any files):
OP07_a.pdf
Download