DDR_32Mx16_SimulationModel SDRAM simulation model,

Title: DDR_32Mx16_SimulationModel

Download

Category:
Windows Develop
Tags:
[ASM] [源码]
File Size:
1.79mb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
szyflyinsky

Description: SDRAM simulation model, including a number of different models for the simulation

Downloaders recently: [More information of uploader szyflyinsky]

To Search:

[K4S281632F-TC75] - SDRAM detailed information properly reta
[SDR_4Mx16_HY57V641620HG_verilogl] - Hynix company 8M byte sdr sdram realize
[ETHERNET] - With GMII interface and feature ARP prot
[FaultToleranceTechniquesforSRAMBasedFPGAs] - FPGA-based SDRAM design, I believe we al
[SDRAM] - Blackfin
[sdram_all] - SDRAM controller Verilog realization, in
[sdram] - artera an SDRAM model [verilog]
[SDRAM] - Introduce a variety of memory in detail
[SDRAM] - verilog 128 bit unexpected 4. sdr fpga c
[ddrsdram_verilog] - Enclosing the doc is a DDR SDRAM referen

File list (Check if you may need any files):

DDR_32Mx16_IBIS.zip
DDR_32MX16_SPICE
................\DDR_GC_32MX16_HY5DU121622BTP_SPICE
................\..................................\512MDDR.model
................\..................................\512MDDR.skew
................\..................................\512MDDR_CA.sp
................\..................................\512MDDR_CLK.sp
................\..................................\512MDDR_DM.sp
................\..................................\512MDDR_DQ.sp
................\..................................\66tsop.lib
................\..................................\HY5DU121622BTP_Spice_Model.pdf
................\..................................\HY5DU121622BTP_Spice_Model.ppt
................\..................................\mode_control.lib
................\DDR_PC_32MX16_HY5DU121622AT_SPICE
................\.................................\512DDR_ca.sp
................\.................................\512DDR_clk.sp
................\.................................\512DDR_dm.sp
................\.................................\512DDR_dq.sp
................\.................................\66tsop.lib
................\.................................\HY5DU121622ATP_Spice_Model_Aug2004.pdf
................\.................................\HY5DU121622ATP_Spice_Model_Aug2004.ppt
................\.................................\max.inc
................\.................................\min.inc
................\.................................\mode_control.lib
................\.................................\SCH_CA.inc
................\.................................\SCH_CLK.inc
................\.................................\SCH_DM.inc
................\.................................\SCH_DQ.inc
................\.................................\typ.inc
DDR_32Mx16_Verilog
..................\DDR_1st_32Mx16_HY5DU121622T_VERILOG
..................\...................................\DDR_1st_hy5du121622t.vp.vcs
..................\...................................\DDR_1st_hy5du121622t.vp.xl
..................\DDR_PC_32Mx16_HY5DU121622AT_VERILOG
..................\...................................\DDR_PC_32Mx16_HY5DU121622AT.vcs
..................\...................................\DDR_PC_32Mx16_HY5DU121622AT.xl
DDR_PC_32Mx16_HY5DU121622A(L)T_VHDL(Rev0.1)
...........................................\DDR_PC_32Mx16_HY5DU121622A(L)T_ModelSim
...........................................\.......................................\work
...........................................\.......................................\....\hy5du121622at
...........................................\.......................................\....\.............\behavioral_model_hy5du121622at.asm
...........................................\.......................................\....\.............\behavioral_model_hy5du121622at.dat
...........................................\.......................................\....\.............\_primary.dat
...........................................\.......................................\....\hy5du121622at_pack
...........................................\.......................................\....\..................\body.asm
...........................................\.......................................\....\..................\body.dat
...........................................\.......................................\....\..................\_primary.dat
...........................................\.......................................\....\..................\_vhdl.asm
...........................................\.......................................\....\_info
...........................................\DDR_PC_32Mx16_HY5DU121622A(L)T_VSS
...........................................\..................................\README
...........................................\..................................\work
...........................................\..................................\....\HY5DU121622AT.mra
...........................................\...................

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

GUI Develop

Windows Kernel

WinSock-NDIS

Driver Develop

ADO-ODBC

GDI-Bitmap

CSharp

.net

Multimedia Develop

Communication

Shell api

ActiveX/DCOM/ATL

IME Develop

ISAPI-IE

Hook api

Screen saver

DirextX

Process-Thread

Console

File Operate

Printing program

Multi Monitor

DNA

Other

About site

CodeBus www.codebus.net