Welcome![Sign In][Sign Up]
Location:
Search - usb core vhdl

Search list

[Other resourceUSB 1.1 IP-CORE和设计范例 VHDL源代码

Description: USB 1.1 IP-CORE和设计范例 VHDL源代码-Sample program for USB1.1 IP core design, VHDL source code
Platform: | Size: 426278 | Author: ken | Hits:

[VHDL-FPGA-VerilogUSB 1.1 IP-CORE和设计范例 VHDL源代码

Description: USB 1.1 IP-CORE和设计范例 VHDL源代码-Sample program for USB1.1 IP core design, VHDL source code
Platform: | Size: 425984 | Author: ken | Hits:

[VHDL-FPGA-VerilogUSB IPcore(带说明)

Description: USB IPcoreIP核,包含文档(带说明)-USB IPcoreIP nuclear contains documents (with the note)
Platform: | Size: 408576 | Author: 陈友荣 | Hits:

[Otherfree_IP_1

Description: 来自于OpenCores组织的开放IP核,非常专业,大牛编写。-OpenCores organizations from open IP core, very professional, big cattle preparation.
Platform: | Size: 2644992 | Author: wangyunshann | Hits:

[USB developusb_phy

Description: usb接口协议。It was tested with a USB 1.1 core I have written on a XESS XCV800 board with a a Philips PDIUSBP11A transceiver. -usb interface protocol. It was tested with a USB 1.1 core I have written ona XESS XCV800 board with aa Philips PDIUSBP11A transceiver.
Platform: | Size: 11264 | Author: 颜新卉 | Hits:

[USB developusb20_ipcore_usb_funct

Description: usb的芯片ip core. 用HDL描述,适合asic/fpga人员参考或使用。USB ip core for ASIC/FPGA designers.-usb chips ip core. with HDL description suitable for asic/fpga staff reference or use. USB ip core for ASIC/FPGA designers.
Platform: | Size: 208896 | Author: road | Hits:

[VHDL-FPGA-VerilogUSB

Description: 用VHDL实现的USB IP核,大家可以参考下-Use VHDL to achieve USB IP core, we can refer to the following
Platform: | Size: 1146880 | Author: 蔡飞 | Hits:

[VHDL-FPGA-Verilogusb_phy.tar

Description: Very simple USB 1.1 PHY. Includes all the goodies: serial/parallel conversion, bit stuffing/unstuffing, NRZI encoding decoding. Uses a simplified UTMI interface. Currently doesn t do any error checking in the RX section [should probably check for bit unstuffing errors]. Otherwise complete and fully functional. There is currently no test bench available. This core is very simple and is proven in hardware. I see no point of writing a test bench at this time.
Platform: | Size: 7168 | Author: eldis | Hits:

[VHDL-FPGA-Verilogusb11

Description: 基于verilog HDL的一个USB 1.1的IP 核,内有详细文档说明。-Verilog HDL based on a USB 1.1 of the IP core, which has detailed documentation.
Platform: | Size: 414720 | Author: 戴求淼 | Hits:

[VHDL-FPGA-Verilogcan

Description: 基于Verilog HDL 的一个CAN总线IP核。-Based on Verilog HDL a CAN bus IP core.
Platform: | Size: 89088 | Author: 戴求淼 | Hits:

[USB developusb

Description: USBHostSlave is a USB 1.1 host and Device IP core. – Supports full speed (12Mbps) and low speed (1.5Mbps) operation. – USB Device has four endpoints, each with their own independent FIFO. – Supports the four types of USB data transfer control, bulk, interrupt, and isochronous transfers. – Host can automatically generate SOF packets. – 8-bit Wishbone slave bus interface. – FIFO depth configurable via paramters.-USBHostSlave is a USB 1.1 host and Device IP core. – Supports full speed (12Mbps) and low speed (1.5Mbps) operation. – USB Device has four endpoints, each with their own independent FIFO. – Supports the four types of USB data transfer control, bulk, interrupt, and isochronous transfers. – Host can automatically generate SOF packets. – 8-bit Wishbone slave bus interface. – FIFO depth configurable via paramters.
Platform: | Size: 6144 | Author: polito | Hits:

[OtherslaveController

Description: 对USB的从机设备的IP核进行了重新设计并在一定程度上进行了优化-On the USB device from the IP core has been redesigned to some extent, is optimized
Platform: | Size: 56320 | Author: shaqiu | Hits:

[VHDL-FPGA-VerilogUART_Xilinx_vhd

Description: USB IPcoreIP核 包含文档(带说明)-USB IPcoreIP core includes a document (with instructions)
Platform: | Size: 8192 | Author: tom | Hits:

[USB developxapp997

Description: xapp997 from xilinx, not so easy to find: an USB application for the Logicore USB core
Platform: | Size: 1699840 | Author: bugidan | Hits:

[VHDL-FPGA-Verilogusb_latest.tar

Description: 用VHDL语言编写的USB 2.0IP核。USB 2.0的传输速率是高速率480 Mb/s,需要再外扩一个PHY。-This is a USB 2.0 compliant core,USB 2.0 allows data transfers of 480 Mb/s. Because of the high interface speed, an external PHY will be required with this core.
Platform: | Size: 196608 | Author: liang | Hits:

[Communicationverilog

Description: source code for USB 2.0 fonction core in verilog
Platform: | Size: 57344 | Author: chaitanya | Hits:

[Embeded-SCM DevelopUsb_ISP1362

Description: 飞利浦公司Usb芯片ISP1362在nios中的IP核,可以用-Philips Usb-chip ISP1362 in nios in the IP core, you can use
Platform: | Size: 18432 | Author: KKK | Hits:

[Embeded-SCM Developusb20_ipcore_usb_funct

Description: usb 2.0协议的ip核,可用,里面程序有文档说明-usb 2.0 protocol ip core, can be used, which procedures are documented
Platform: | Size: 208896 | Author: KKK | Hits:

[VHDL-FPGA-Verilogusb

Description: USB完整代码 包括vhdl和verilog两种-usb ip core
Platform: | Size: 260096 | Author: 王强 | Hits:

[USB developUSB-1.1-IP-CORE-VHDL

Description: USB1.1标准接口的IP核的实现和其设计实现的源码范例VHDL-USB1.1 standard interface IP core implementations and examples of their design and implementation of the VHDL source code
Platform: | Size: 425984 | Author: sxhfjgl010 | Hits:
« 12 »

CodeBus www.codebus.net