Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - fpga sample

Search list

[USB develop] FX2 GPIF Burst

Description: CY7C68013的GPIF burst源程序，主要示例GPIF BURST模式的使用-Sample GPIF burst source code for CY7C68013 how to use GPIF BURST mode.
Platform: | Size: 38912 | Author: 三毛 | Hits:

[VHDL-FPGA-Verilog] VGA显示的FPGA实现方法

Description: VGA显示的FPGA实现方法，包括原理和一个小例子。-the application of VGA display with FPGA,include theory and example
Platform: | Size: 84992 | Author: 王天权 | Hits:

[Software Engineering] TMS320C6416-FPGA

Description: 一种基于TMS320C6416和FPGA的实时雷达信号模拟器设计-a TMS320C6416 and FPGA-based real-time radar signal simulator design
Platform: | Size: 220160 | Author: imucc | Hits:

[Embeded-SCM Develop] vhdlcodes

Description: FPGA/CPLD集成开发环境ISE的使用详解 示例代码1-FPGA/CPLD Integrated Development Environment ISE Comments on the use of a code sample
Platform: | Size: 114688 | Author: 邓志斌 | Hits:

[VHDL-FPGA-Verilog] pll

Description: fpga中pll时钟实现的源代码，可实现倍频或分频-pll clock in the FPGA to achieve the source code, can be realized or sub-octave frequency
Platform: | Size: 3072 | Author: 张恒 | Hits:

[Other Embeded program] usb_out_fpga

Description: this is a sample about usb out transmission,it s default installation is D:\RedLogic\RCII_samples, and the software environment is quatrusII 5.0,it is usefull for studying hardware and usb.-this is a sample about usb out transmission, it s default installation is D: RedLogicRCII_samples, and the software environment is quatrusII 5.0, it is usefull for studying hardware and usb.
Platform: | Size: 878592 | Author: 王明 | Hits:

[VHDL-FPGA-Verilog] sample8

Description: 运行在FPGA上的Verilog程序，实现对ADC的控制。在控制模块提供的时钟及控制信号下工作，完成模拟信号的量化和编码。
Platform: | Size: 300032 | Author: 叶开 | Hits:

[VHDL-FPGA-Verilog] SIIGX_PCIe_Kit

Description: 基于SIIGX的PCIe的Kit，包含硬件原理图，pcb图，驱动，和示例代码-SIIGX based on the PCIe-Kit, includes hardware schematics, pcb map, drive, and sample code
Platform: | Size: 42632192 | Author: 林丹 | Hits:

[VHDL-FPGA-Verilog] isedown

Description:
Platform: | Size: 1334272 | Author: veraking | Hits:

[VHDL-FPGA-Verilog] lpf

Description: 实现低通采样功能的vhdl代码，可在quartus里运行。-The achievement of low-pass function vhdl sample code can be run in quartus.
Platform: | Size: 4096 | Author: 桑 | Hits:

[VHDL-FPGA-Verilog] USB20

Description: USB2_V例子工程是一个FPGA数据通过USB2.0传输到PC机的示例.-USB2_V example FPGA project is a data transmitted to the PC through the USB2.0 sample machine.
Platform: | Size: 379904 | Author: 王陶 | Hits:

[VHDL-FPGA-Verilog] EP1C3_12_5_RSV

Description: 基于ＦＰＧＡ的数字存储示波器，用ＶＨＤＬ实现的，压缩包里是Quartus工程。AD采样送进FPGA，存入SRAM后用DA在普通示波器上可以显示。-FPGA-based digital storage oscilloscope, using VHDL achieved compression is Quartus project bag. AD sample into FPGA, after SRAM into DA in ordinary oscilloscope can display.
Platform: | Size: 61440 | Author: deadtomb | Hits:

[Other] digitaloscilloscope

Description: This digital oscilloscope takes a MCU and FPGA as the core. We made emphases on the choice of the sampling methods and the implement of equivalent sampling as a result, our design not only has the real-time sampling mode but also can reach the highest equivalent sample rate of 200 MHz using the real-time sample rate of 1 MHz, by way of random equivalent sampling. At the same time, this system has many other functions, such as 2 mV small-signal measuring, storage and re-display of waveform, measuring frequency, selective trigger edge, output of the correction signal and so on.-This digital oscilloscope takes a MCU and FPGA as the core. We made emphases on the choice of the sampling methods and the implement of equivalent sampling as a result, our design not only has the real-time sampling mode but also can reach the highest equivalent sample rate of 200 MHz using the real-time sample rate of 1 MHz, by way of random equivalent sampling. At the same time, this system has many other functions, such as 2 mV small-signal measuring, storage and re-display of waveform, measuring frequency, selective trigger edge, output of the correction signal and so on.
Platform: | Size: 2180096 | Author: 荣超群 | Hits:

[VHDL-FPGA-Verilog] AlteraFPGA_LM75

Description: 周立功的FPGA ARM 51的板子上的温度传感器，本样例基于FPGA用Verilog写的。-Ligong weeks of the FPGA ARM 51 temperature sensors on the board, the FPGA-based sample written using Verilog.
Platform: | Size: 2048 | Author: 王祥以 | Hits:

[SCM] sample

Description: 外部时钟同步，采样外部时钟，与fpga内部时钟同步-clock sample
Platform: | Size: 274432 | Author: 张豪 | Hits:

[VHDL-FPGA-Verilog] FPGA_verilog_code_sample

Description: FPGA实例代码及详细注释 ，word 格式，对初学者很有价值-FPGA code examples and detailed notes, word format, valuable for beginners
Platform: | Size: 1278976 | Author: wanta | Hits:

[VHDL-FPGA-Verilog] s3ask_ddr2

Description: DDR2-400样例源代码，用于Xilinx Spartan 3A/3AN Starter Kit-DDR2-400 sample source code for Xilinx Spartan 3A/3AN Starter Kit
Platform: | Size: 2612224 | Author: Joe Zhu | Hits:

[VHDL-FPGA-Verilog] AD7656_Tri

Description: 触发AD7656进行双路采样的触发控制模块 内附QUARTUS生成的bsf文件-AD7656 Dual Trigger to trigger the control module sample included QUARTUS generated bsf file
Platform: | Size: 675840 | Author: 阿飞 | Hits:

[Other Embeded program] ARM-read-FPGA-data1.7

Description: ARM读取从FPGA双口RAM读取AD采样1.7-ARM FPGA dual-port RAM read to read from the AD sample 1.7
Platform: | Size: 1360896 | Author: 张鹏 | Hits:

[VHDL-FPGA-Verilog] DSSS-Receiver-Sample

Description: FPGA 上的嵌入式系统设计实例,spartan-3e
Platform: | Size: 363520 | Author: lifeng | Hits:
« 12 3 4 »

CodeBus www.codebus.net