Welcome![Sign In][Sign Up]
Location:
Search - UART FP

Search list

[OtherS3C44B0X中文技术文档

Description:

 

   
三星的S3C44B0X 16/32位RISC处理器被设计来为手持设备等提供一个低成本高性能的方案。
S3C44B0X提供以下配置:2.5V ARM7TDMI 内核带有8Kcache ;可选的internal SRAM;LCD Controller(最大支持256色STN,使用LCD专用DMA);2-ch UART with handshake(IrDA1.0, 16-byte FIFO) / 1-ch SIO 2-ch general DMAs / 2-ch peripheral DMAs with external request pins External memory controller (chip select logic, FP/ EDO/SDRAM controller) 5-ch PWM timers & 1-ch internal timerWatch Dog Timer71 general purpose I/O ports / 8-ch external interrupt source RTC with calendar function 8-ch 10-bit ADC 1-ch multi-master IIC-BUS controller 1-ch IIS-BUS controller Sync. SIO interface and On-chip clock generator with PLL.
S3C44B0X采用一种新的三星ARM CPU嵌入总线结构-SAMBA2,最大达66MHZ。

Platform: | Size: 78690 | Author: ssunshine | Hits:

[VHDL-FPGA-VerilogExp6-VGA

Description: 通过UART从PC主机读取图片数据,并完成图片在VGA显示器上的显示-through UART from the host PC to read image data, and complete picture of the VGA display on the show
Platform: | Size: 681984 | Author: 萧飒 | Hits:

[VHDL-FPGA-Veriloguartverlog

Description: 占用资源少的verilog HDL uart接口;采用固定波特率115200,可以修改程序中的分频来修改波特率,模式为1个启始位,8位数据位,1个停止位;带1字节缓存;当缓存空时输出空信号-Occupy fewer resources verilog HDL uart interface adopted a fixed baud rate of 115200, can modify the procedure to modify the baud rate frequency, the model of a start bit, 8 data bits, 1 stop bit with one word section of the cache when the cache empty space-time output signal
Platform: | Size: 2048 | Author: 张诚 | Hits:

[Com Portuart_fpga

Description: 一个完全好用的程序,用ISE 8.2打开就可直接应用-A fully-to-use procedures, with ISE 8.2 can be applied directly to open
Platform: | Size: 620544 | Author: Ma liang | Hits:

[ARM-PowerPC-ColdFire-MIPSNiosII_example

Description: FPGA中niosII的应用实例--包括PIO,UART,DMA,ISR等的应用,比较基础,适合初学者比较透彻理解NiosII的应用-FPGA application in niosII- including PIO, UART, DMA, ISR and other applications, basis of comparison, suitable for beginners relatively thorough understanding of the application of NiosII
Platform: | Size: 8192 | Author: 刘彩苗 | Hits:

[VHDL-FPGA-Veriloguart_transmitter

Description: This UART Transmitter interface C code Tested on Sparton 3 xilinx FPGA.-This is UART Transmitter interface C code Tested on Sparton 3 xilinx FPGA.
Platform: | Size: 1024 | Author: bhagwan | Hits:

[VHDL-FPGA-VerilogMCU_FPGA_Interface

Description: msp430单片机用IO口模拟总线时序,与FPGA进行交互的程序,附源代码,verilog,有简单文档。-msp430 I single-chip analog IO bus with timing, with the FPGA interactive process, with the source code, verilog, a simple document.
Platform: | Size: 870400 | Author: 柴佳 | Hits:

[VHDL-FPGA-Verilogi2c_AT24C04_Verilog

Description: 用Verilog HDL语言编写的AT24C04程序,并用数码管显示,已经过测试,很好用-With the Verilog HDL language of the AT24C04 procedures and use digital tube display, has been tested, very good to use--
Platform: | Size: 11264 | Author: iyandy | Hits:

[VHDL-FPGA-VerilogUART

Description: 基于NIOS2的串口初始化设计程序,在应用中只要加上这个初始化就可完成所有的初始化任务-Based on the serial port initialization NIOS2 design process, in applications, coupled with this initialization can be completed as long as all of the initialization task
Platform: | Size: 1024 | Author: 李成有 | Hits:

[VHDL-FPGA-VerilogFT2232H_USB_Core

Description: 在FPGA外扩用FT2232 实现UART TO USB 2.0 的通信。-The FT2232H is a USB2.0 Hi-Speed USB Device to FIFO IC. This core allows the use of this chip with an FGPA design in high speed FT245 style synchronous FIFO mode. Data rates up to 25 mbytes/s can be achieved. The core has internal FIFOs on the receive and transmit for improved throughput. For more information see FTDI s appnote "AN_130_FT2232H_Used_In_FT245 Synchronous FIFO Mode.pdf" Included: VHDL core, NIOS test application, PC test application
Platform: | Size: 6144 | Author: 李涛 | Hits:

[VHDL-FPGA-VerilogFPGA_UART

Description: 其中讲到的是经典的VHDL的UART设计实例,而且有很详细的解释和分析,适合针对FPGA串口的开发。-Which is referred to the UART VHDL design of the classic examples, and there are detailed explanation and analysis for the serial port for FPGA development.
Platform: | Size: 6031360 | Author: 林雨 | Hits:

CodeBus www.codebus.net