Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: MCU_FPGA_Interface Download
 Description: msp430 I single-chip analog IO bus with timing, with the FPGA interactive process, with the source code, verilog, a simple document.
 Downloaders recently: [More information of uploader crazy061235]
File list (Check if you may need any files):
单片机FPGA接口
..............\interface.v
..............\interface2.v
..............\interface2.v.bak
..............\单片机与FPGA接口文档.docx
..............\单片机与FPGA接口文档.pdf
..............\截图



..............\....\接口连线图.vsd

    

CodeBus www.codebus.net